Sign inGet started
Paper · arXiv

PACT: NVFP4 Data-Flow LoRA Fine-Tuning on Consumer GPUs

Fine-tuning language models on consumer GPUs is constrained by computation and memory. Although LoRA reduces trainable parameters and optimizer state, frozen projections remain expensive, and activations retained for backward can dominate memory usage. We present PACT, a LoRA fine-tuning system that accelerates frozen projections with native NVFP4 GEMMs while reducing quantization and dequantization overhead and limiting quantization error. To reduce activation memory, PACT reuses quantized RMSNorm outputs and saves gate/up activations in NVFP4 for backward. To limit numerical error, it preserves BF16 inputs for forward nonlinear operations and calibrates frozen weights offline using GPTQ...

AuthorsLei Gao, Hossein Entezari Zarch, Chaoyi Jiang et al.
Primary categorycs.LG
Published18 October 2026
Last updated at source18 October 2026
cs.LG
Embed this entry
<iframe src="https://silytics.si/embed/item/9d86e736-43a4-4f04-b1a7-e5f067972a50" width="420" height="190" style="border:0" loading="lazy" title="Silytics entry"></iframe>

Free, no tracking. More about feeds and embeds.

Popularity, last 4 days

0 now. Counts as reported by the source, snapshotted daily by Silytics.

Silytics shows public metadata from arXiv and links to the original. Information may be incomplete or out of date. Last refreshed 23 October 2026. Licenses and terms of the original apply to the work itself. Not financial, legal or professional advice.