Sign inGet started
Paper · arXiv

When More Memory Fails: Hidden Feasibility Holes in Dynamic Tensor Rematerialization

Dynamic Tensor Rematerialization (DTR) trains neural networks under a memory budget by evicting tensors and recomputing them on demand. A natural expectation is that a budget large enough to complete training stays sufficient when it is increased. Using DTR's reference simulator, simrd, to replay the public DTR training traces, we show that this expectation fails. We call the exceptions feasibility holes: memory budgets at which an eviction policy runs out of memory although both a smaller and a larger budget complete, a form of non-monotone feasibility. Under a written sweep protocol with dated amendments, a 0.01-step budget grid shows no such hole for DTR on any of six confirmatory trac...

AuthorsMahesh Reddy Pagadala
Primary categorycs.LG
Published9 October 2026
Last updated at source9 October 2026
cs.LGcs.DC
Embed this entry
<iframe src="https://silytics.si/embed/item/b825dbf4-39fe-45d8-bca9-97204305e15b" width="420" height="190" style="border:0" loading="lazy" title="Silytics entry"></iframe>

Free, no tracking. More about feeds and embeds.

Popularity, last 2 days

0 now. Counts as reported by the source, snapshotted daily by Silytics.

Silytics shows public metadata from arXiv and links to the original. Information may be incomplete or out of date. Last refreshed 17 October 2026. Licenses and terms of the original apply to the work itself. Not financial, legal or professional advice.