Sign inGet started
Paper · arXiv

Self-organizing Architecture of Receptron Units: a Hardware-Aware Framework for Edge Intelligence

The growing demand for intelligent processing at the edge of IoT networks is constrained by the severe computational and memory limitations of microcontroller units, which render impractical conventional deep learning approaches. We propose a neuromorphicinspired classifier based on the Receptron model, a single-unit architecture capable of implementing non-linearly separable decision boundaries, without resorting to multi-layer networks. The model is designed for direct deployment on mid-range MCUs, while supporting continuous on-device adaptation. Experimental evaluation on basic dataset benchmarks yields cross-validated accuracies compatible with standard machine learning method baseli...

AuthorsStefano Radice, Ludovico Casaccia, Riccaro Emanuele Beccalli et al.
Primary categorycs.LG
Published22 July 2026
Last updated at source22 July 2026
cs.LGcs.ET
Embed this entry
<iframe src="https://silytics.si/embed/item/8716da93-465b-49bb-bbfa-7e2b5ea56391" width="420" height="190" style="border:0" loading="lazy" title="Silytics entry"></iframe>

Free, no tracking. More about feeds and embeds.

Silytics shows public metadata from arXiv and links to the original. Information may be incomplete or out of date. Last refreshed 17 October 2026. Licenses and terms of the original apply to the work itself. Not financial, legal or professional advice.