Sign inGet started
Paper · arXiv

Lazy Arithmetic using Systolic Arrays for Closing the Verification Gap on Embedded Systems

Complex algorithms such as deep neural networks are increasingly being deployed on embedded, resource constrained platforms. However, existing hardware and software schemes for implementing these models on the edge fall short, particularly for safety-critical applications such as medical devices. First, hardware such as GPUs, NPUs and TPUs are designed for throughput rather than correctness of computation of security, and are as such susceptible to fault injection attacks. Second, software schemes designed for porting algorithms onto edge devices -- such as quantization schemes -- are either static and sound (non-optimal power consumption), or dynamic yet unsound (non-optimal for safety-c...

AuthorsTaisa Kushner, Ryan McCleeary, Martin Brain
Primary categorycs.CR
Published16 July 2026
Last updated at source16 July 2026
cs.CRcs.AIcs.AR
Embed this entry
<iframe src="https://silytics.si/embed/item/c4437ea0-bd76-40ae-b070-7bc20fef0432" width="420" height="190" style="border:0" loading="lazy" title="Silytics entry"></iframe>

Free, no tracking. More about feeds and embeds.

Silytics shows public metadata from arXiv and links to the original. Information may be incomplete or out of date. Last refreshed 17 October 2026. Licenses and terms of the original apply to the work itself. Not financial, legal or professional advice.