Sign inGet started
Paper · arXiv

A Synthesizable RTL Implementation of Predictive Coding Networks

Backpropagation has enabled modern deep learning but is difficult to realize as an online, fully distributed hardware learning system due to global error propagation, phase separation, and heavy reliance on centralized memory. Predictive coding offers an alternative in which inference and learning arise from local prediction-error dynamics between adjacent layers. This paper presents a digital architecture that implements a discrete-time predictive coding update directly in hardware. Each neural core maintains its own activity, prediction error, and synaptic weights, and communicates only with adjacent layers through hardwired connections. Supervised learning and inference are supported v...

AuthorsTimothy Oh
Primary categorycs.NE
Published18 March 2026
Last updated at source2 May 2026
cs.NEcs.AIcs.ARcs.LG
Embed this entry
<iframe src="https://silytics.si/embed/item/a7d8c4b5-54dd-41de-8223-5090eb92f12e" width="420" height="190" style="border:0" loading="lazy" title="Silytics entry"></iframe>

Free, no tracking. More about feeds and embeds.

Silytics shows public metadata from arXiv and links to the original. Information may be incomplete or out of date. Last refreshed 17 October 2026. Licenses and terms of the original apply to the work itself. Not financial, legal or professional advice.