Sign inGet started
Paper · arXiv

Joint Hardware-Workload Co-Optimization for In-Memory Computing Accelerators

Software-hardware co-design is essential for optimizing in-memory computing (IMC) hardware accelerators for neural networks. However, most existing optimization frameworks target a single workload, leading to highly specialized hardware designs that do not generalize well across models and applications. In contrast, practical deployment scenarios require a single IMC platform that can efficiently support multiple neural network workloads. This work presents a joint hardware-workload co-optimization framework based on an optimized evolutionary algorithm for designing generalized IMC accelerator architectures. By explicitly capturing cross-workload trade-offs rather than optimizing for a si...

AuthorsOlga Krestinskaya, Mohammed E. Fouda, Ahmed Eltawil et al.
Primary categorycs.AR
Published4 March 2026
Last updated at source4 March 2026
cs.ARcs.AIcs.ETcs.NEeess.SY
Embed this entry
<iframe src="https://silytics.si/embed/item/75ceac67-d016-4ad7-867b-1c984766b174" width="420" height="190" style="border:0" loading="lazy" title="Silytics entry"></iframe>

Free, no tracking. More about feeds and embeds.

Silytics shows public metadata from arXiv and links to the original. Information may be incomplete or out of date. Last refreshed 17 October 2026. Licenses and terms of the original apply to the work itself. Not financial, legal or professional advice.